

6.6. Neglecting other capacitances, calculate the input impedance of each circuit shown in Fig. 6.36.




Figure 6.36

- 6.7. Estimate the poles of each circuit in Fig. 6.37.
- 6.8. Calculate the input impedance and the transfer function of each circuit in Fig. 6.38.
- 6.9. Calculate the gain of each circuit in Fig. 6.39 at very low and very high frequencies. Neglect all other capacitances and assume  $\lambda = 0$  for circuits (a) and (b) and  $\gamma = 0$  for all of the circuits.
- 6.10. Calculate the gain of each circuit in Fig. 6.40 at very low and very high frequencies. Neglect all other capacitances and assume  $\lambda = \gamma = 0$ .
- 6.11. Consider the cascode stage shown in Fig. 6.41. In our analysis of the frequency response of a cascode stage, we assumed that the gate-drain overlap capacitance of  $M_1$  is multiplied by  $g_{m1}/(g_{m2} + g_{mb2})$ . Recall from Chapter 3, however, that with a high resistance loading the drain of  $M_2$ , the resistance seen looking into the source of  $M_2$  can be quite high, suggesting a much higher Miller multiplication factor for  $C_{GD1}$ . Explain why  $C_{GD1}$  is still multiplied by  $1 + g_{m1}/(g_{m2} + g_{mb2})$  if  $C_L$  is relatively large.
- 6.12. Neglecting other capacitances, calculate  $Z_X$  in the circuits of Fig. 6.42. Sketch  $|Z_X|$  versus frequency.
- 6.13. The common-gate stage of Fig. 6.23 is designed with  $(W/L)_1 = 50/0.5$ ,  $I_{D1} = 1$  mA,  $R_D = 2$  k $\Omega$ , and  $R_S = 1$  k $\Omega$ . Assuming  $\lambda = 0$ , determine the poles and the low-frequency gain. How do these results compare with those obtained in Problem 6.9?
- 6.14. Suppose in the cascode stage of Fig. 6.25, a resistor  $R_G$  appears in series with the gate of  $M_2$ . Including only  $C_{GS2}$ , neglecting other capacitances, and assuming  $\lambda = \gamma = 0$ , determine the transfer function.
- 6.15. Apply the method of Fig. 6.15 to the circuit of Fig. 6.31(b) to determine the zero of the transfer function.
- 6.16. The circuit of Fig. 6.32(a) is designed with  $(W/L)_{1,2} = 50/0.5$  and  $(W/L)_{3,4} = 10/0.5$ . If  $I_{SS} = 100$   $\mu$ A,  $K = 2$ ,  $C_L = 0$ , and  $R_D$  is implemented by an NFET having  $W/L = 50/0.5$ , estimate the poles and zeros of the circuit. Assume the amplifier is driven by an ideal voltage source.




Figure 6.37




Figure 6.38




Figure 6.39




Figure 6.40