
TSEK11 2017 Chip 2 P1A
Pavel Angelov
Linköpings Universitet
EKS_TSEK11_2017_CHIP2
1PIN
extra_vdd_aux_1.5
VSS header
CONN_7X2
P5
P12
P11
P10
enable
10k2
extra_vdd_1.5
extra shunt bias
P21
extra select_a
extra select_b
P13
P9
RVAR 10M2
10M3
RVAR
Pull-down bias
10M5
Pull-up bias
P19
P1
470n3
470n2
vbias_p
vbias_n
shunt bias
RVAR 10M4
P8
harvester
RVAR 10M1
R1
sys_clk
P16
conn_sma
50ohm1
U1
vdd_aux_1.5
vdd_1.5
P7
Bias selector
47u1
INDUCTOR
100n1
100n2
220n1
220n2
1u1
1u2
P4
100u1
vdd_Kogge
P18
vdd
1u5
1u3
P2
vdd_aux_1.5
vdd_1.5_header
100n3
220n3
1u4
P6
470u1
reset
P15
10k1
10k3
coutperf
sumperf15
cinperf
bistout
spi_ctk
spi_enable
spi_data
spi_data_out
swl_obs
clk_obs
enable
vdd_1.5_header
vdd
vss
vdd_aux_1.5
P14
P17
P3
P20
external inductor