VLSI Chip Design Project TSEK06

Project Description and Requirement Specification

Version 1.3

Project: Project: High-Speed 6-bit Digital-to-Analog Converter

Project number: 2

Project Group:

Name	Project members	Telephone	E-mail
	Project leader and designer		
	Designer		
	Designer		
	Designer		
	Designer		
	Designer		
	Designer		
	Designer		

Customer and Supervisor: Oscar Morales Office: B-house 3D:541, Phone: 013-282815

Email: oscar.morales@liu.se

1 Background

This document describes the design requirement specification of a 6-bit thermometer coded current steered digital-to-analog converter (DAC). The DAC is intended to operate at a frequency 700-1000 MHz and is to be implemented in a 0.35- μ m CMOS process. The 6-bit DAC should be implemented using a 4x4-switched current source matrix and 2 additional switched current sources, to realize a 6-bit conversion.

1.1 Project Goal

The project goal is to design an integrated circuit (IC) in complementary metal-oxide semiconductor (CMOS) technology. Students, participating in this project as project members and project leaders, should learn the different steps of the IC design flow. That includes the given system architecture analysis, simulation, layout implementation and verification.

1.2 Milestones and Deadline

1	Project selection	Jan 23
2	Pre-study, project planning, and discussion with supervisor	Jan 23-30
3	High-level modeling design and simulation result (report)	Feb 11
4	Gate/transistor level design and simulations result (report)	Mar 18
5	Layout, DRC, parasitic extraction, LVS, post-layout simulations, modification and chip evaluations.	May 6
6	DEADLINE Delivery of the completed chip.	May 16
7	DEADLINE , Final report, and oral presentation	May 23

1.3 Parties

The following parties are involved in this project:

1. Customer: Oscar Morales

2. Project supervisor: Oscar Morales

Tasks:

- Formulates the project requirements
- Provides technical support
- Reviews the project documents.
- 3. Project leader: One of the members in the design team.

Tasks:

Responsible for organization of the team and the project planning.

- Divides the design and documentation work in an efficient way
- Organizes the team meetings as well as the meetings between the team and supervisor
- Keeps the supervisor informed about the progress of the project (at least one email or meeting per week)
- 4. Project design members (including the project leader)
 - Are equally responsible for project planning and design.
 - Participate actively in all the meetings
 - Support the team and the project leader
 - Keep the team and project leader informed about the progress of their tasks.

2 Project Description

2.1 System Description

A 6-bit DAC implemented with a switched current matrix is shown in figure 1. It consists of the current matrix controlled by the four most significant digital bits, and of a conventional 2-bit current source DAC. The conventional 2-bit DAC consists of two current sources, each with current I₀ and 2xI₀, controlled by D0 and D1, respectively. The two LSB's directly controls two current sources, leading to that a current between 0 and 3xI₀ floats to the analog output.

Making a 6-bit DAC using this conventional approach would lead to that the MSB current source would have to be very large to be able to handle a current of 32xl₀. The current matrix approach instead makes it possible to use uniform size current sources, and then control how many current sources that should be active using D5-D2. The current that each current source in the matrix needs to handle is 4xl₀. The 4 MSB then control the current source matrix, and by coding the four input bits to a thermometer code, that can control the matrix, a current between 0 and 60xl₀ floats out to analog output, thus a total current region is 0 to 63xl₀.




Figure 1: 6-bit DAC divided in 4x4 matrix DAC and a 2-bit DAC

2.2 Important Design Metrics

The complete DAC should be optimized for high-speed, which sets high timing requirements for the digital parts of the design. The DAC should have good linearity, which further increases the demands on both the digital and analog parts.

3 Area and Performance Requirements

The table below summarizes the circuit performance requirements. Each requirement has its number, formulated text, and the given degree of priority. Three degrees of priority are used: high, medium, and low. High is a firm requirement with no possibility of relaxation, while medium requirements can be relaxed somewhat after good motivation.

Requirement	Requirement Text	
1	Operation frequency 700-1000 MHz	
2	2 Low power optimization	
3	3 Simulated chip power consumption < 400 mW at max. frequency	
4	Integrate as many system components as possible on-chip	High
5	Schematic and layout must be verified by simulation	High
6	Chip core area < 0.27 mm ²	High
7	7 Total project pin count <= 13	
8	Design technology is AMS 4-Metal 0.35-μm CMOS	High
9	9 The most important system nodes should have off-chip access pins	
10	10 On-chip current densities < 1 mA/μm	
11	All requirements fulfilled in "typical", "slow", and "fast" process corners and for temperatures between 25°C and 110°C	

4 Available Resources

- Material given by the supervisor
- IEEE Xplore digital library, http://ieeexplore.ieee.org/, access given through LiU

4.1 Tools

• Circuit simulation and layout tools from Cadence®, http://www.cadence.com/

4.2 References

- J.M. Rabaey, A. Chandrakasan, and B. Nikolic, Digital Integrated Circuits, 2nd ed., Prentice Hall, 2003, ISBN 0-13-120764-4.
- B. Razavi, Design of Analog CMOS Integrated Circuits, McGraw-Hill, 2nd edition, 2016.
- N. Waste and K. Eshraghian, "Principles of CMOS VLSI Design", Addison-Wesley, 1993.
- S.-M. Kang and Y. Leblebici, "CMOS Digital Integrated Circuits: Analysis and Design", McGraw-Hill, 1999.

For more literature references consult with your supervisor.