

No 0014 Rev P1F **Date** 2013-02-26

Repo/Course ANTIK Page 72 of

ip jacwi50

Print Date: 02/26/13, 16:07

Title ATIK and ANDA Exercises 2013

EXERCISE SECTION 14: DECOUPLING CAPACITORS AND POWER SYSTEMS

14.1. Board-level bypass capacitor

Assume a CMOS PCB having 100 gates each switching 10-pF loads in $\frac{5}{ns}$. The power supply inductance is $\frac{100-nH}{ns}$. Find the right value of bypass capacitor such that the power supply noise is kept below $\frac{0.1}{ns}$ volts.

14.2. Highest effective frequency of a bypass decap

From previous exercise, assume the $10-\mu F$ decap, has a series inductance of $L_{c2}=5$ nH. We were working to achieve an X_{max} of 0.1 Ω . Find the maximum frequency at which it is effective.

14.3. Non-ideal decaps

Calculate the resonance frequency of two non-ideal decaps in parallel, with parasitic inductance.